

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	1	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/750,318		12/30/2003	Jae-Geun Oh	00939H-087500US	1692	
20350	7590	12/11/2006		EXAM	EXAMINER	
		TOWNSEND AN	SMITH, BRADLEY			
TWO EMBA		CRO CENTER	,	ART UNIT PAPER NUMBER		
		CA 94111-3834		2891		
				DATE MAILED: 12/11/2000	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

			<i>E</i> [
	Application No.	Applicant(s)	
Office Action Communication	10/750,318	OH ET AL.	
Office Action Summary	Examiner	Art Unit	
	Bradley K. Smith	2891	
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet with	h the correspondence addres	SS
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING  Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  If NO period for reply is specified above, the maximum statutory perions.  Failure to reply within the set or extended period for reply will, by state that the period for reply within the set or extended period for reply will, by state that the mail of the period for reply will, by state that the mail of the period for reply will, by state that the mail of the period for reply will, by state that the mail of the period for reply will, by state that the mail of the period for reply will be set or extended period for reply will, by state that the period for reply will be set or extended period for rep	DATE OF THIS COMMUNIC 1.136(a). In no event, however, may a report will apply and will expire SIX (6) MONT tute, cause the application to become ABA	ATION. ply be timely filed  HS from the mailing date of this community (NDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 17	July 2006.		
2a) This action is <b>FINAL</b> . 2b) ⊠ The	nis action is non-final.		
3) Since this application is in condition for allow	vance except for formal matte	rs, prosecution as to the me	erits is
closed in accordance with the practice unde	r <i>Ex parte Quayle</i> , 1935 C.D.	11, 453 O.G. 213.	
Disposition of Claims			
4)⊠ Claim(s) <u>1-9 and 19-21</u> is/are pending in the	application.		
4a) Of the above claim(s) is/are withdo	rawn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-9 and 19-21</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and	I/or election requirement.		
Application Papers			
9)☐ The specification is objected to by the Exami	ner.		
10) The drawing(s) filed on is/are: a) □ a	ccepted or b) objected to b	y the Examiner.	
Applicant may not request that any objection to the	ne drawing(s) be held in abeyand	e. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the corre	ection is required if the drawing(s	i) is objected to. See 37 CFR 1	.121(d).
11) ☐ The oath or declaration is objected to by the	Examiner. Note the attached	Office Action or form PTO-1	52.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreignal All b) Some * c) None of:	gn priority under 35 U.S.C. §	119(a)-(d) or (f).	
<ol> <li>Certified copies of the priority docume</li> </ol>	nts have been received.		
<ol><li>Certified copies of the priority docume</li></ol>	,		
<ol><li>Copies of the certified copies of the pr</li></ol>	iority documents have been r	eceived in this National Stag	ge
application from the International Bure			
* See the attached detailed Office action for a li	st of the certified copies not re	eceived.	
Attachment(s)			
1) Notice of References Cited (PTO-892)	4) Interview Su	mmary (PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)	/Mail Date ormal Patent Application	
Information Disclosure Statement(s) (PTO/SB/08)     Paper No(s)/Mail Date	6) Other:	* *	

## **DETAILED ACTION**

## Official Notice

1. Official notice is taken that the gradient of a scalar function is mathematically equivalent to the slope of the function. This statement is supported by the reference, CRC Standard Mathematical Tables and Formulae.

Official notice is taken that higher energy ions are necessary to penetrate an overlying screening layer since the ions loose energy within the layer. This statement is supported by the references Silicon Processing for the VLSI Era and Electronic Materials Science.

# Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 1-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tran et al. in view of Fischer et al.

Regarding claims 1, 2, and 6, Tran et al. (US 6,759,288) teaches a method for forming plugs on active regions of a semiconductor device comprising the steps of forming a plurality of gate lines 16 on a substrate 12, implanting a first dopant 25 using the gate lines as a mask [column 11, line 10] to form a plurality of cell junctions 202 with gate lines formed between the cell junctions, forming a buffer layer 72 over the cell junctions, implanting a second dopant 26 under the buffer layer, forming contact plugs 82, where the concentration profile has a reduced



Art Unit: 2891

slope which suppresses the width of the depletion layer [column 12, lines 10-15; column 10, lines 30-40] and the buffer (screening) layer intrinsically enables a higher implantation energy, as described by Wolf (*Silicon Processing for the VLSI Era*). Tran *et al.* teaches implanting a second dopant with the same conductivity type but not necessarily of a different energy or forming a well implantation. Fischer *et al.* (US 6,693,014) teaches forming cell junctions with a second implantation that has a higher energy than the first implantation [Figure 6] and a well implantation formed before the cell and plug implantations [column 2, lines 1-10]. It would have been obvious to one of ordinary skill in the art to use the implantation energies and well implantation of Fischer *et al.* in the method of Tran *et al.* since the higher implant energy provides a device with improved static refresh performance and the well implantation is a standard MOSFET design for improving DRAM device performance.

Regarding claim 3, Tran *et al.* further teaches a phosphorus implantation with a dose range of  $5 \times 10^{11}$  to  $5 \times 10^{12}$  ions/cm<sup>2</sup> with an energy of 30 - 100 KeV [column 8, lines 1-5].

Regarding claim 4, Tran *et al.* further teaches an energy distribution applied in several sets [Figure 16].

Regarding claim 5, Tran et al. does not discuss several sets of increasing energy from a high level to a low level. Fischer et al. teaches an ion implantation method where several sets of dopants are implanted with increasing energy from a high level to a low level [Figure 6]. It would have been obvious to one of ordinary skill in the art to use the implantation method of Fischer et al. in the method of Tran et al. since this method improves the threshold voltage of the resulting device.

Art Unit: 2891

Regarding claim 7, Tran *et al.* further teaches a nitride layer with a thickness of 30 - 200 Å [column 11, lines 30-45].

Regarding claim 8, Tran *et al.* further teaches N type dopants [column 11, lines 25 and 55].

Regarding claim 9, Tran *et al.* further teaches forming a spacer by etching the buffer layer [Figure 23], forming an interlayer insulation layer **32**, **34**, forming a plurality of contact holes [Figure 23], and forming a plurality of contact plugs **82**.

Regarding claim 21, Tran *et al.* teaches a method for forming plugs on active regions of a semiconductor device comprising the steps of forming a plurality of gate lines 16 on a substrate 12, forming a plurality of cell junctions 202 by ion implanting a first dopant 25 using the gate lines as a mask [column 11, line 10], forming a buffer layer 72, and forming a plurality of plug regions 212 by ion implanting a second dopant 26 under the buffer layer, where the concentration profile has a reduced slope [column 12, lines 10-15] and the buffer layer intrinsically enables a higher implantation energy, as described by Wolf (*Silicon Processing for the VLSI Era*). Tran *et al.* does not teach forming a well implantation. Fischer *et al.* teaches forming a well implantation formed before the cell and plug implantations [column 2, lines 1-10]. It would have been obvious to one of ordinary skill in the art to use the well implantation of Fischer *et al.* in the method of Tran *et al.* since the well implantation is a standard MOSFET design for improving DRAM device performance.

Regarding claims 19, and 20, Tran *et al.* teaches a method for forming plugs on active regions of a semiconductor device comprising the steps of forming a plurality of gate lines **16** on

Art Unit: 2891

a substrate 12, implanting a first dopant 25 using the gate lines as a mask [column 11, line 10] to form a plurality of cell junctions 202 with gate lines formed between the cell junctions, forming a buffer layer 72 over the cell junctions, implanting a second dopant 26 under the buffer layer, where the concentration profile has a reduced slope which suppresses the width of the depletion layer [column 12, lines 10-15; column 10, lines 30-40] and the buffer layer intrinsically enables a higher implantation energy, as described by Wolf (*Silicon Processing for the VLSI Era*). Tran *et al.* teaches implanting a second dopant with the same conductivity type but not necessarily of a different energy or forming a well implantation. Fischer *et al.* teaches forming cell junctions with a second implantation that has a higher energy than the first implantation [Figure 6] and a well implantation formed before the cell and plug implantations of a second conductivity type [column 2, lines 1-10]. It would have been obvious to one of ordinary skill in the art to use the implantation energies and well implantation of Fischer *et al.* in the method of Tran *et al.* since the higher implant energy provides a device with improved static refresh performance and the well implantation is a standard MOSFET design for improving DRAM device performance.

### Response to Arguments

Applicant's arguments filed 7/17/06 have been fully considered but they are not persuasive. The applicant remarks that Tran fails to use the buffer layer to increase the implantation energy. However the examiner has clearly pointed out that it is well known in the art that the buffer (screening) layer would increase the implantation energy. Furthermore, since the prior art has already disclosed the method and the device being formed, the mere recitation of the dopants having a more evenly distributed profile and would enable a higher implant energy is not found persuasive. Tran would inherently have formed the same structure. Thus the

Application/Control Number: 10/750,318

Art Unit: 2891

claiming of a new use, new function or unknown property which is inherently present in the prior art does not necessarily make the claim patentable. In re Best, 562 F.2d 1252, 1254, 195 USPQ 430, 433 (CCPA 1977).

Page 6

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Bradley K. Smith whose telephone number is 571-272-1884. The examiner can normally be reached on 10-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bill Baumeister can be reached on 571-272-1722. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 5/71-272-1000.

Bradley K Smith Primary Examiner Art Unit 2891